By Topic

Semi-formal verification of VHDL-AMS descriptions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Salem, A. ; Fac. of Eng., Ain Shams Univ., Cairo, Egypt

In this paper a new technique for functional verification of VHDL-AMS descriptions is proposed. The technique is based on combining an equivalence checker, an analog simulator, and a term rewriting engine in a single tightly coupled verification environment. The proposed method verifies the equivalence between two VHDL-AMS architectures describing alternative implementations or different abstraction levels for the same A/MS design entity. The verification process is based on building comparator circuits for the analog outputs and miter circuits for the digital outputs. The miter circuit is verified using a novel SAT/BDD equivalence checking algorithm. The analog comparator circuit is verified using a set of rewriting rules. The equivalence of D/A & A/D converters is proved using a matching procedure.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002