Referenced Items are not available for this document.
This paper explores different trade-offs associated with the design of analog VLSI chips. These trade-offs are related to the necessity of keeping the analog accuracy while taking advantage of the possibility of reducing the power consumption, increasing the operation speed, and reducing the area occupation (i.e., increasing the density of processors), as fabrication technologies scale down into deep sub-micron.
Published in:
Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on
(Volume:5
)
Date of Conference: 2002
- Page(s):
- V-93 - V-96 vol.5
- Print ISBN:
- 0-7803-7448-7
- INSPEC Accession Number:
- 7454434
- Digital Object Identifier :
- 10.1109/ISCAS.2002.1010648
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
