By Topic

Design and implementation of a turbo decoder for 3G W-CDMA systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xiao-Jun Zeng ; Dept. of Electron. Eng., Fudan Univ., Shanghai, China ; Zhi-Liang Hong

This paper presents the design and hardware implementation of a log-MAP turbo decoder used in the third generation (3G) mobile communication W-CDMA systems. The decoding algorithm is highly data dominated and needs many memories for data storing. The memory requirements are systematically investigated and optimized from two aspects: (1) an alternative called state metric difference-storing method is proposed to save the forward state metric (α) and the backward state metric (β) memory up to 1/3; (2) the interleaver address memory is reduced by repeating the address calculation at each iteration. The experimental results on an FPGA prototype of the decoder show that it supports 2Mbits/s data rate with five iterations, and for code blocks of more than 2000, a bit error rate (BER) of 10-6-10-7 is achieved at Eb/No =1.0 dB after only five iterations

Published in:

IEEE Transactions on Consumer Electronics  (Volume:48 ,  Issue: 2 )