A novel technique for efficient parallel implementation of a classical logic/fault simulation problem | IEEE Journals & Magazine | IEEE Xplore