Correction to "Design of synchronous and asynchronous variable-latency pipelined multipliers" | IEEE Journals & Magazine | IEEE Xplore