Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits | IEEE Conference Publication | IEEE Xplore