Multi-level logic minimization through fault dictionary analysis | IEEE Conference Publication | IEEE Xplore