Approaches for analog VLSI simulation of the transient stability of large power networks

This paper suggests several approaches for determining the transient stability of a power network by using an analog VLSI chip for simulating the system behavior. The main advantages of using this method are the much shorter computation time and lower complexity compared to the currently used methods, which are based on numerical calculations or discrete analog emulators.