A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line Architecture | IEEE Journals & Magazine | IEEE Xplore