Mapping for Maximum Performance on FPGA DSP Blocks | IEEE Journals & Magazine | IEEE Xplore