Electrical modeling and simulation challenges in chip-package codesign | IEEE Journals & Magazine | IEEE Xplore