Delay time compensation for parallel connected IGBTs: Implementation and extension for n IGBTs

The increasing demand for large power ratings and the physically limited maximum current density of semiconductor devices in power electronics make the connection of semiconductors in parallel or series an interesting alternative for high power applications. The selection of the devices, the manual parametrization of gate units and the substantial device de-rating are important disadvantages of state of the art converters with parallel connected IGBTs.