Design Options for Interconnecting a 100+ TFlop/sec Parallel Supercomputer in 2004 | IEEE Conference Publication | IEEE Xplore