The application of lithography defect simulation to submicron CMOS yield improvement efforts

Yield improvement efforts traditionally involve extensive experimental work aimed at diagnosing defects. This paper proposes supplementing such experimental work with defect simulation. An example of identifying a defect in the top antireflective coating (TARC) on photoresist illustrates yield improvement efforts involving both defect simulations and experimentation.