Algorithms for the multi-period power-aware logical topology design with reconfiguration costs | IEEE Journals & Magazine | IEEE Xplore