A simplified mathematical model for DC-balancing and capacitor ripple reduction in 3-level inverters | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Monday, 30 June, IEEE Xplore will undergo scheduled maintenance from 1:00-2:00 PM ET (1800-1900 UTC).
On Tuesday, 1 July, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC).
During these times, there may be intermittent impact on performance. We apologize for any inconvenience.

A simplified mathematical model for DC-balancing and capacitor ripple reduction in 3-level inverters


Abstract:

Because of its cost implications, DC balancing and third harmonic ripple on the capacitor voltages is a point of concern in 3-level inverters. Hence, a reasonable amount ...Show More

Abstract:

Because of its cost implications, DC balancing and third harmonic ripple on the capacitor voltages is a point of concern in 3-level inverters. Hence, a reasonable amount of research has been reported, in connection to this issue. In most of the publications, the problem is dealt in a way which is specific to the particular application or to the PWM technique used. A general mathematical model has not been reported yet. This paper presents an in-depth mathematical analysis and a solution which follows a model-based approach. It also presents a general model of the closed-loop system, both for voltage balancing and ripple reduction. Experimental results are presented, which prove the validity of the model.
Date of Conference: 25-28 February 2013
Date Added to IEEE Xplore: 22 April 2013
ISBN Information:
Conference Location: Cape Town, South Africa

Contact IEEE to Subscribe

References

References is not available for this document.