Minimizing and mapping sequential circuits | IEEE Journals & Magazine | IEEE Xplore