Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs | IEEE Conference Publication | IEEE Xplore