Package std_logic_signed | part of Circuit Design with VHDL | MIT Press books | IEEE Xplore