Layout optimization of ESD protection TFO-NMOS by two-dimensional device simulation

The first-pass design methodology of ESD protection TFO-NMOS device has been developed using 2D process and device simulation. The ranges of optimum layout parameters have been suggested by investigating the current-to-failure and time-to-failure profiles extracted from 2D electro-thermal mixed-mode device simulation results.