A process infrastructure for architecture analysis and embedded processor development to support a technology insertion process | IEEE Conference Publication | IEEE Xplore