Hybrid verification of a hardware modular reduction engine | IEEE Conference Publication | IEEE Xplore