A Sequentially Consistent Multiprocessor Architecture for Out-of-Order Retirement of Instructions | IEEE Journals & Magazine | IEEE Xplore