Layout-aware multi-cell upsets effects analysis on TMR circuits implemented on SRAM-based FPGAs | IEEE Conference Publication | IEEE Xplore