Dual-state systolic architecture for recursive least-squares updating and downdating | IEEE Conference Publication | IEEE Xplore