A new architecture for branch-intensive loops | IEEE Conference Publication | IEEE Xplore