A SAT Based Test Generation Method for Delay Fault Testing of Macro Based Circuits | IEEE Journals & Magazine | IEEE Xplore