Clocked Logic Configurations for High Speed Serial Data | IEEE Conference Publication | IEEE Xplore