A hybrid wafer level packaging technique for multi-chip interconnect using low loss organic layers | IEEE Conference Publication | IEEE Xplore