Use of a Contacted Buried ${\rm n}^{+}$ Layer for Single Event Mitigation in 90 nm CMOS

3-D TCAD simulation results predict reduction in single event charge collection, transient pulse widths, and charge sharing in a 90 nm bulk twin well process CMOS by using a contacted n
⁺
buried layer.