Implementation of parallel (P,Q) counters for high-speed array multipliers | IET Conference Publication | IEEE Xplore