A new topology for parallel resonant DC link with reduced peak voltage

A new topology for a parallel resonant DC link is proposed. It offers reduced peak DC link voltage without generating high di/dt. The effect of various parameters on the link voltage waveform is discussed. A design procedure is outlined to determine the component values for any desired resonant frequency. A comparison with the actively clamped circuit is given. There is an excellent correlation between the experimental and simulation results.