Modeling Verilog designs using a value-based model | IEEE Conference Publication | IEEE Xplore