A decomposition scheme for the analysis of fault trees and other combinatorial circuits | IEEE Journals & Magazine | IEEE Xplore