A synthesis tool based design of a 111 MHz CMOS floating point adder with built in testability

A floating point adder was designed which operates at 111 MHz. The design was done using OASIS. OASIS is a standard cell based logic synthesis system with automatic test vector generation capability. The resulting layout is smaller than a corresponding custom chip despite the additional test circuitry in the OASIS based design.<
>