Combining technology mapping and placement for delay-minimization in FPGA designs | IEEE Journals & Magazine | IEEE Xplore