Modeling of Gate Current and Capacitance in Nanoscale-MOS Structures | IEEE Journals & Magazine | IEEE Xplore