Simulation study of cached RAID5 designs | IEEE Conference Publication | IEEE Xplore