Hybrid design of parallel signature analyzers | IEEE Conference Publication | IEEE Xplore