A formulation for the design of neural processors | IEEE Conference Publication | IEEE Xplore