Experience of designing JTAG ASICS within System X

Describes some of the experience gained when using the Boundary Scan technique, as proposed by the Joint Test Action Group (JTAG), for Application Specific Integrated Circuit (ASIC) design at GEC Plessey Telecommunication (GPT) in Poole; and offers some thoughts on the advantages and disadvantages of the JTAG method.<
>