A logical architecture for supervised learning | IEEE Conference Publication | IEEE Xplore