Integrated low noise preamplifier for biologic-electronics interfaces

This paper reports current results about the design of a fully-integrated low-noise preamplifier to be employed in a multi-channel neuro-electronic interface. Two different CMOS-process designs are presented and their performances are compared with other implementations. Our designs offer the smallest area occupation and the lowest power consumption. The physical design is ready for fabrication and measurements on test chip are performed.