Architecture-adaptive range limit windowing for simulated annealing FPGA placement | IEEE Conference Publication | IEEE Xplore