Using full wafer defect maps as process signatures to monitor and control yield | IEEE Conference Publication | IEEE Xplore