Implementation method for voting of neural networks

In this paper, four types of voting schemes generally adopted in competition neural networks has been compared in their rationality, integrity and maneuverability. A novel hardware design approach especially for the most advanced Nash voting scheme is presented. The proposed method simplifies the circuit construction by changing multiplication operations into logarithm operations. The circuit is experimentally measured with PSPICE.