Electrical diagnosis and failure analysis on tree structure circuit

In this paper, we presented a failure analysis flow for a tree test structure. Such a tree structure has been widely used in many ASIC products for I/O pin test. The case that is introduced is hard to debug by the EMMI methodology. An electrical diagnosis and failure analysis flow was suggested for such a test structure.