Engineering S/D diffusion for sub-100-nm channel SOI MOSFETs | IEEE Journals & Magazine | IEEE Xplore