Analysis of low-dropout regulator topologies for low-voltage regulation

The design considerations of integrated CMOS low-voltage low-dropout regulators are addressed in this paper. The limitations of a generic LDO based on dominant-pole compensation are discussed. Then, LDO with a voltage-buffer stage and the corresponding problems in low-voltage design are discussed. Finally, an advanced compensation technique based on nested Miller compensation for achieving high performances is presented.