Geometric dependencies of parasitic capacitances in interconnection buses

Increasing complexity of modern integrated circuits causes the importance of effects occurring in interconnections, such as delay and crosstalk, to grow. These effects are determined by parasitic elements corresponding to the connection lines. In this paper we discuss the influence of geometrical configuration of the bus on parasitic capacitances. Suitable formulas for improving accuracy of capacitance models have been developed.